


FIG. 1

**FIG. 2**






FIG. 3

**FIG. 4**

Applicant(s): Richard D. Muratori et al.

GRAPHICAL USER INTERFACE THAT DISPLAYS  
OPERATION OF PROCESSOR THREADS OVER TIME

52

FIG. 5





FIG. 6

**FIG. 7**




FIG. 8






FIG. 9




FIG. 10

Applicant(s): Richard D. Muratori et al.  
GRAPHICAL USER INTERFACE THAT DISPLAYS  
OPERATION OF PROCESSOR THREADS OVER TIME




FIG. 11

Applicant(s): Richard D. Muratori et al.


GRAPHICAL USER INTERFACE THAT DISPLAYS  
OPERATION OF PROCESSOR THREADS OVER TIME

FIG. 12

52




FIG. 13

52




FIG. 14

52

```

refdes12hw - IXP1200 Developer Workbench (Receive 0(0) -PC: 25(Swapped out))
File Edit View Project Build Debug Tools Window Help
; If no match do
nop
1d field w_clr_b[1019!lookup, 0011, $xfer0, 0], load_cc ; get tr
br>0 [trie_walk_setup#], defer[1] ; if match, go w
immed[1019!start_bit, 20] ; start at 2
immed_w0[1019!start_bit, 28] ; otherw
trie_walk_setup#:
immed_w0[1019!temp_base3, trie_base] ; load 3
immed_w0[1019!temp_base3, trie_base>>16]
trie_walk#: ; longest match
alu_shf_li[1019!start_bit, 1019!start_bit, -, 4, 0]
alu_shf_li[1019!trie_index, 0xf, and, ip_da, >>indirect] ; get 4
alu[1019!trie_loc_offset, 1019!trie_index, +, 1019!lookup] ; ad
sram[read, $xfer0, 1019!temp_base3, 1019!trie_loc_offset, word_cnt 1
Ld field w_clr_b[1019!lookup, 0011, $xfer0, 0], load_cc ; test m
br>0 [trie_walk#] ; if match itera
alu_shf_li[--, 0, b, $xfer0, 0] ; if ent
br=0 [no_route#]
get_route#:
immed_w0[1019!temp_base4, route_table_base] ; load share
immed_w1[1019!temp_base4, route_table_base>>16]
Ld field w_clr_b[1019!route_ent_offset, 0011, $xfer0, >>16]
ctx_arb[sdram],
defer[1]
; BRANCH LATENCY FILL OPTIMIZATION: the uword below was "pushed" do
alu_shf_li[1019!route_ent_offset, 0, b, 1019!route_ent_offset, >>1]
.if (bit(rec_state, 9) == 1) ; if eop
br_bclr[rec_state, 9, 1006_01#]
fast_wr[3, thread_done] ; notify receive scheduler with
else
br[1006_ends#]
[1006_01#:
fast_wr[1, thread_done] ; notify receive scheduler with
endif

```

Receive 0 [0....]    Receive 6 [.....]    Transmit 1 [.....]

For Help, press F1    uEng/SA: 5602    Fbus: 2240.80    LN 641, COL 6

FIG. 15




FIG. 16






FIG. 17




FIG. 18




FIG. 19